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Enhancement NMOS Structure
Notes
4 device terminals: Gate(G), Drain(D), Source(S) and Body(B).
Source and drain regions form PN junctions with substrate.
VSB , VDS , and VGS always positive during normal operation.
VSB always < VDS and VGS to reverse bias PN junctions
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Qualitative I/V Characteristics
Gate Voltage equals zero
Notes
VGS << VTN (Threshold Voltage): Two back-to-back diodes exists
in series between source and drain. Only small leakage current flows.
Please note: In the text-book Vt is used for the threshold voltage to
avoid confusion with the thermal voltage (VT ). We will use either
Vt or( VTN (n-device) and VTP (P device))
iB=0 and iG=0.
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Sub-Threshold Operation VGS < VTN
Notes
VGS < VTN : Depletion region formed under gate merges with source
and drain depletion regions.
No current flows between source and drain.
iB=0 and iG=0.
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Threshold Operation VGS > VTN
Notes
VGS > VTN : Channel formed between source and drain.
If vDS > 0, finite iD flows from drain to source.
iB=0 and iG=0.
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NMOS Enhancement I/V Characteristics
Linear (Triode) Region
iD = Kn
(
vGS − VTN − vDS
2
)
vDS
where, Kn = K
′
nW/L, K
′
n = µnCox (A/V
2), Cox = ox/Tox , ox =oxide permittivity (F/cm), Tox=oxide thickness (cm)
Channel current is drift
Output characteristics appear to be linear.
FET behaves like a gate-source voltage-controlled resistor between
source and drain with Ron =
1
K ′n
W
L (VGS−VTN )
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Example: Voltage-Controlled Attenuator
Example
Calculate vo , given
Kn = 500µA/V
2,VTN = 1V ,R = 2kΩ,VGG = 1.5V and vs = 0.5V
Using VDR we can write: vovs =
Ron
Ron+R
= 11+KnR(VGG−VTN )
Substitute by the given values: vo =
0.5
1+500µA
V 2
(2000Ω)(1.5−1)V = 0.33V
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If vDS is small the channel (inversion layer) will be uniform and the
transistor will be in the linear or triode region as studied before.
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VDS = VDsat = VGS − VTN
If VDS is increased the channel (inversion layer) will be tapered near
the drain and it will disappear when VDS = VDsat = VGS − VTN .
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Saturation Region
If vDS increases above triode region limit, channel region disappears,
also said to be pinched-off.
Current saturates at constant value, independent of vDS .
Saturation region operation mostly used for analog amplification.
The current will be given by:iD =
K ′n
2
W
L (vGS − VTN)2
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ID − VDS Characteristics
The current is given by: iD = K
′
n
W
L
(
vGS − Vt − vDS2
)
vDS for
vGS − Vt ≥ vDS ≥ 0
The current is given by:iD =
K ′n
2
W
L (vGS − Vt)2 for vGS − Vt ≤ vDS
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Channel Length Modulation
Notes
As vDS increases above vDSAT , the length of the depleted channel
beyond pinch-off point, ∆L, increases and actual L decreases.
iD increases slightly with vDS instead of being constant.
To include this effect the current at saturation may be rewritten as:
iD =
K ′n
2
W
L (vGS − VTN)2 (1 + λvDS), where λ is called channel
length modulation parameter.
In other words the output resistance at saturation will be finite
equals 1λ.ID .
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Figure: No Channel Length Modulation
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NMOS Enhancement I/V Characteristics
Body Effect or Substrate Sensitivity
Notes
Non-zero vSB changes threshold voltage.
This substrate sensitivity may be modeled by modeled by:
VTN = VTO + γ
(√
vSB + 2ϕF −
√
2ϕF
)
Where: VTO is the zero
substrate bias for VTN (V), γ is the body-effect parameter (
√
V ),
and 2ϕF is the surface potential parameter (V)
Dr. Alaa El-Din Hussein — MOSFET Transistor 19/29
Enhancement NMOS Structure Qualitative I/V C/Cs I/V C/Cs Depletion NMOS Transistor Enhancement PMOS Transistor CMOS
NMOS Enhancement I/V Characteristics
Body Effect or Substrate Sensitivity
Notes
Non-zero vSB changes threshold voltage.
This substrate sensitivity may be modeled by modeled by:
VTN = VTO + γ
(√
vSB + 2ϕF −
√
2ϕF
)
Where: VTO is the zero
substrate bias for VTN (V), γ is the body-effect parameter (
√
V ),
and 2ϕF is the surface potential parameter (V)
Dr. Alaa El-Din Hussein — MOSFET Transistor 19/29
Enhancement NMOS Structure Qualitative I/V C/Cs I/V C/Cs Depletion NMOS Transistor Enhancement PMOS Transistor CMOS
NMOS Enhancement I/V Characteristics
Body Effect or Substrate Sensitivity
Notes
Non-zero vSB changes threshold voltage.
This substrate sensitivity may be modeled by modeled by:
VTN = VTO + γ
(√
vSB + 2ϕF −
√
2ϕF
)
Where: VTO is the zero
substrate bias for VTN (V), γ is the body-effect parameter (
√
V ),
and 2ϕF is the surface potential parameter (V)
Dr. Alaa El-Din Hussein — MOSFET Transistor 19/29
Enhancement NMOS Structure Qualitative I/V C/Cs I/V C/Cs Depletion NMOS Transistor Enhancement PMOS Transistor CMOS
Outline
1 Enhancement NMOS Structure
2 Qualitative I/V C/Cs
3 I/V C/Cs
4 Depletion NMOS Transistor
5 Enhancement PMOS Transistor
6 CMOS
Dr. Alaa El-Din Hussein — MOSFET Transistor 20/29
Enhancement NMOS Structure Qualitative I/V C/Cs I/V C/Cs Depletion NMOS Transistor Enhancement PMOS Transistor CMOS
NMOS Depletion Mode Transistor
Device Structure
Notes
NMOS transistors with with VTN ≤ 0
Ion implantation process used to form a built-in n-type channel in
device to connect source and drain by a resistive channel
Non-zero drain current for vGS = 0, negative vGS = 0 required to
turn device off.
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Notes
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ID − VDS (Output)Characteristics
Notes
VTN = −4 in this example
Non-zero drain current for vGS = 0, negative vGS = 0 required to
turn device off.
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NMOS Depletion Mode Transistor
ID − VGS Characteristics Comparison
Notes
Vt is positive for Enhancement NMOS and Depletion PMOS
Vt is negative for Depletion NMOS and Enhancement PMOS
Non-zero drain current for vGS = 0 for Depletion transistors
(Normally ON).
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Enhancement PMOS Transistor
Device Structure
Notes
P-type source and drain regions in n-type substrate.
vGS < 0 required to create p-type inversion layer in channel region
For current flow, vGS < vTP
To maintain reverse bias on source-substrate and drain-substrate
junctions, vSB < 0 and vDB < 0
Positive bulk-source potential causes VTP to become more negative
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Enhancement PMOS Transistor
ID − VDS (Output) Characteristics
Notes
For VGS ≥ VTP or (VSG ≤ |VTP |) the transistor is off.
For more negative vGS , drain current increases in magnitude.
PMOS equations are the same as NMOS. However, we have to
invert suffixes and use |VTP | instead of |VTN | as |VTP | is –ve. Also,
K ′n is replaced by K
′
p = µpC˙ox
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Complementary MOS (CMOS)
Structure
Notes
The CMOS is consisted of NMOS and PMOS transistors.
It is widely used in digital systems thanks to its low power dissipation
Dr. Alaa El-Din Hussein — MOSFET Transistor 29/29
Enhancement NMOS Structure Qualitative I/V C/Cs I/V C/Cs Depletion NMOS Transistor Enhancement PMOS Transistor CMOS
Complementary MOS (CMOS)
Structure
Notes
The CMOS is consisted of NMOS and PMOS transistors.
It is widely used in digital systems thanks to its low power dissipation
Dr. Alaa El-Din Hussein — MOSFET Transistor 29/29
Enhancement NMOS Structure Qualitative I/V C/Cs I/V C/Cs Depletion NMOS Transistor Enhancement PMOS Transistor CMOS
Complementary MOS (CMOS)
Structure
Notes
The CMOS is consisted of NMOS and PMOS transistors.
It is widely used in digital systems thanks to its low power dissipation
Dr. Alaa El-Din Hussein — MOSFET Transistor 29/29
